

# BinDCT Design and Implementation on FPGA with Low Power Architecture



Mohamad Hairol Jabbar

MSc in Microelectronic System Design

2008



PERPUSTAKAAN UTHM



\*30000002354171\*



PTTA UTHM  
PERPUSTAKAAN TUNKU TUN AMINAH

# BinDCT Design and Implementation on FPGA with Low Power Architecture

Mohamad Hairol Jabbar

A dissertation submitted in partial fulfilment of the requirements of  
Liverpool John Moores University for the award of Master  
of Science in Microelectronic System Design.



School of Engineering

September 2008

# **BINDCT DESIGN AND IMPLEMENTATION ON FPGA WITH LOW POWER ARCHITECTURE**

MOHAMAD HAIROL JABBAR

## **Abstract**

Image compression is widely used in today's consumer applications such as digital camcorders, digital cameras, videophones and high-definition television (HDTV). As Discrete Cosine Transform (DCT) is dominant in many international standards for image/video and audio compression, the introduction of multiplierless algorithm for fast DCT computation known as BinDCT (Binary DCT) is very well suited for VLSI implementation. Its performances in term of Peak Signal-to-Noise (PSNR), compression ratio and coding gain is proved to be best approximation to the DCT algorithm.

In this work, the design and implementation of 8 x 8 block 2-D forward BinDCT algorithm on a Field Programmable Gate Array (FPGA) is presented. As this algorithm uses simple arithmetic operations (shift and add) rather than floating-point multiplications, low power hardware implementation is very promising. The aim for low power implementation was achieved at architectural level by employing 4 stages pipeline architecture with parallel processing in each stage. However, due to the trade-off between hardware area and speed, this design is focusing on optimising hardware area in each stage such that it can fit the target FPGA device.

The 8 x 8 block two-dimensional (2-D) forward BinDCT implementation can be run at 68.58 MHz with the power consumption of 144.10 mW. This implementation achieved 12.45% less power compare with the implementation of BinDCT presented previously if the design runs at the same speed. Furthermore, results have shown that this implementation achieved good accuracy compare with software implementation as the maximum error of the output from 2-D computation is 1.26 %.

Several works can be done for further power optimisation such as data gating and latency balancing at each stage (which can improves the throughput as well). Besides, the implementation of 8 x 8 block 2-D inverse BinDCT should be carried out such that its accuracy over floating-point DCT in terms of hardware implementation can be analyzed.

## Acknowledgements

First of all, I would like to thank to my supervisor, Prof. Dave Harvey for the idea of this work and for the advice to help me making progress throughout the project. I also thanks to him for the valuable discussion about the project and the time he spend for reviewing my writing. I am grateful to work with him for several month of this project.

Next, I would like to thank to my friends who support me while doing this project and keeps me motivating to complete the project. Any help particularly for the writing processes is much appreciated.

Lastly, I would like to thank to my family, who support me emotionally and keep praying for my success in academic. This work is dedicated to them and to show that I am work very hard to achieve my dreams and to make them proud of me.



PTTAUTHM  
PERPUSTAKAAN TUNKU TUN AMINAH

## Table of Contents

Title	Page
Abstract.....	ii
Acknowledgements.....	iii
List of Figures.....	vii
List of Tables .....	ix
CHAPTER 1	
INTRODUCTION .....	11
1.1 Image Compression.....	11
1.2 Problem Statements.....	15
1.3 Project Overview.....	16
1.4 Objectives.....	17
1.5 Limitations of the Work.....	18
1.6 Thesis Organisation.....	19
CHAPTER 2	
MOTIVATION AND RELATED WORK.....	21
2.1 Discrete Cosine Transform (DCT).....	21
2.1.1 Types of DCT .....	23
2.2 DCT and Compression Standards .....	26
2.3 Fast DCT Algorithms.....	27
2.3.1 BinDCT .....	31
2.3.2 Advantages of BinDCT .....	36
2.4 Hardware Implementations .....	37

2.4.1	Review of Low Power DCT Implementations .....	38
2.5	Implementation Platforms .....	39
2.5.1	Design Tools and Development.....	40
2.6	Design Evaluation .....	40
	Summary .....	41

## CHAPTER 3

	BINDCT DESIGN AND IMPLEMENTATION .....	43
3.1	Design Flow .....	43
3.2	BinDCT Design.....	45
3.3	1-D BinDCT .....	46
3.3.1	Stage One.....	49
3.3.2	Stage Two .....	51
3.3.3	Stage Three .....	53
3.3.4	Stage Four.....	54
3.4	Transpose Matrix.....	56
3.5	2-D BinDCT .....	59
3.6	Simulation .....	61
3.6.1	1-D BinDCT .....	61
3.6.2	Transpose Matrix .....	61
3.6.3	2-D BinDCT .....	62
3.7	Synthesis Results.....	68
	Summary .....	69

## CHAPTER 4

TESTING AND EVALUATION .....	70
4.1 BinDCT Accuracy.....	70
4.2 Power Consumption.....	77
4.3 Performance .....	81
4.3.1 Throughput .....	82
4.4 Hardware Utilisation .....	83
4.5 Speed-up Implementation .....	84
Summary .....	86

## CHAPTER 5

CONCLUSION AND FUTURE WORK .....	88
5.1 Performance of 2-D BinDCT Implementation.....	88
5.2 Future Work .....	89
REFERENCES .....	91

APPENDIX A PROJECT TIMELINES.....	A-1
-----------------------------------	-----

APPENDIX B VERILOG CODE LISTING .....	B-1
---------------------------------------	-----

a) 2-D BINDCT (bindct2dx.v).....	B-1
b) 1-D BINDCT (bindct1dx.v).....	B-3
c) TRANSPOSITION MATRIX (txmtx.v) .....	B-14



## List of Figures

Figure	Page
Figure 1-1: Compression of an image (a) original image, (b) 10:1 compression ratio, (c) 45:1 compression ratio (Smith, 1997).....	13
Figure 1-2: Power consumption of addition and multiplication using integers and floating-point numbers .....	16
Figure 2-1: The basis function of 1-D $8 \times 1$ block DCT (Blinn, 1993) (b) based on the matrix in (a).....	25
Figure 2-2: The basis function of 2-D $8 \times 8$ block DCT (Symes, 2000) .....	25
Figure 2-3: Linear systolic array of N basic cells for computing 1-D N-point DCT, where $N=3$ (Chin-Liang and Chang-Yu, 1995) .....	28
Figure 2-4: 8-point 2-D DCT based on polynomial transformation (Patino et al., 2004) .....	29
Figure 2-5: Performance of various multiplierless DCT configuration with adder constraints (a) IntDCT (b) BinDCT (Ying-Jui et al., 2002).....	31
Figure 2-6: Fast 8-point DCT algorithm based on Chen's factorisation .....	33
Figure 2-7: Butterfly structure for 2-point computation.....	33
Figure 2-8: Plane rotation structure of fast DCT algorithm.....	34
Figure 2-9: Lifting structure of the plane rotation (Jie and Tran, 2001).....	34
Figure 2-10: Scaled lifting structure of plane rotation (Jie and Tran, 2001) .....	34
Figure 2-11: 8-point BinDCT-C flow graph for forward transform (Tran, 2000).....	35
Figure 2-12: $8 \times 8$ block BinDCT-C forward transform coefficients (Tran, 2000).....	36

Figure 3-1: Design flow of the project.....	44
Figure 3-2: Block diagram (top module) of the 1-D 8-point BinDCT .....	46
Figure 3-3: Stages in the 8-point BinDCT implementation.....	47
Figure 3-4: Pipeline stages of 8-point BinDCT implementation.....	48
Figure 3-5: Architecture of stage one .....	51
Figure 3-6: Architecture of stage two .....	52
Figure 3-7: Architecture of stage three .....	54
Figure 3-8: Architecture of stage four (upper block).....	55
Figure 3-9: Architecture of stage four (lower block).....	56
Figure 3-10: Matrix transposition of 8 x 8 block.....	57
Figure 3-11: Transpose matrix architecture of an 8 x 8 block.....	58
Figure 3-12: 2-D forward BinDCT architecture.....	60
Figure 3-13: Block diagram for 2-D forward BinDCT.....	60
Figure 3-14: Simulation of 1-D BinDCT for a random 8 x 1 block.....	63
Figure 3-15: Simulation of 1-D BinDCT for a random 8 x 8 block.....	64
Figure 3-16: Simulation of matrix transposition for a random 8 x 8 block (a).....	65
Figure 3-17: Simulation of matrix transposition for a random 8 x 8 block (b) .....	66
Figure 3-18: Simulation of 2-D BinDCT for a random 8 x 8 block .....	67
Figure 3-19: RTL schematic of 1-D forward BinDCT (Page 1 of 6) .....	68
Figure 3-20: RTL schematic of transposition matrix (Page 1 of 4).....	68
Figure 3-21: RTL schematic of 2-D forward BinDCT .....	69
Figure 4-1: Power estimation flow using XPower.....	79
Figure 4-2: Power consumption of each component in the BinDCT implementation ...	80
Figure 4-3: Pipeline stages in 8-point DCT implementation.....	85

## List of Tables

Table	Page
Table 3-1: Input and output signals of the top level 1-D forward BinDCT.....	47
Table 3-2: Computation of dyadic coefficients using add and shift .....	48
Table 3-3: Overall computation complexity for each stage.....	49
Table 3-4: Data bus for input and output of each stage in 1-D BinDCT .....	49
Table 3-5: Operations of stage one (adder 1) .....	50
Table 3-6: Operations of stage one (adder 2) .....	50
Table 3-7: Operations of stage two.....	51
Table 3-8: Operations of stage three.....	53
Table 3-9: Operations of stage four (upper block) .....	55
Table 3-10: Operations of stage four (lower block) .....	56
Table 3-11: Operations of the transpose matrix.....	59
Table 3-12: Input and output signals of 2-D forward BinDCT.....	60
Table 4-1: Comparison of 1-D BinDCT between software and hardware implementation for several random 8 x 1 blocks text vectors.....	72
Table 4-2: Comparison of 2-D BinDCT between software and hardware implementation for a random 8 x 8 block text vectors.....	73
Table 4-3: Comparison of 2-D BinDCT between software and hardware implementation with 5 bit fractional part for a random 8 x 8 block text vectors.....	75
Table 4-4: Power consumption of forward BinDCT implementation .....	79
Table 4-5: Comparison of this implementation with other related work of 2-D DCT ...	81
Table 4-6: Latency of each stage in the 1-D forward BinDCT .....	82

Table 4-7: Hardware utilisation of 2-D BinDCT and its component for the Spartan-3

XC3S200-FT256-4 FPGA device ..... 83

Table 4-8: Summary of the 8 x 8 block 2-D forward BinDCT implementation ..... 86



PTTA UTHM  
PERPUSTAKAAN TUNKU TUN AMINAH



## CHAPTER 1

### INTRODUCTION

Digital image processing has become widely used in modern electronic applications. As multimedia applications continue to grow rapidly such as videophone, camcorders, internet applications' using mobile phones and high-definition television (HDTV), development of image processing techniques has become more significant to derive further various multimedia applications. Thus, it has been the subject of interest for many researchers. Speed, performance, hardware area, throughput and power consumption are among the main criteria to be concerned in the development of image processing techniques.

Image processing requires transformation from one domain into another domain. Transformation is a way of converting time and space domain into spatial or frequency domain such that the image can be transmitted from one point to another. This is known as transform coding. Generally, transform coding has higher compression ratios than predictive coding but requires more computation through quantization processes. This is the reason why many of multimedia applications use transform coding rather than predictive coding or subband coding. Discrete Cosine Transform (DCT) is a type of transform coding and is the popular image compression scheme.

#### 1.1 Image Compression

Compression is used in image and video processing as well as audio or speech processing. It is used to reduce the size of an image in order to transmit or store with acceptable quality degradation. Compression is achieved during quantisation and entropy encoding process. By compressing the image, less bandwidth is required to

transmit the image which means less time is required for the transmission. It is also requires less memory to store the data. For example, for a still image with 1000 x 1000 pixels at 24 bit uses 3 megabytes of storage in uncompressed form. This large amount of storage is not efficient and costly to be used in any applications particularly on mobile devices. Through compression, for example with 50:1 compression ratio, the size of the original image can be reduced to 60 kilobytes. Thus, the image in compressed form can be used efficiently in practical applications with acceptable quality.


There are two types of compression; lossless and lossy. Lossless, as the name suggests, reconstructs the image identical to the original image without losing any bits in the transformation. It has a low compression ratio of 3:1 or lower. While lossy compression, on the other hand, has a high compression ratio for instance 50:1 for images and 200:1 for video, and thus produces reconstructed data that is not identical with the original. The effect of different compression ratio is shown in Figure 1-1. The human eye can see the difference between an original image and compressed image up to a certain limit of compression ratio. As shown in Figure 1-1, the difference between the original image and compressed image with 10:1 ratio cannot be easily identified by the human eye, but can be measured using computer software. Lossy compressions use less storage area and also reduce communication bandwidth. Thus, its applications are many, such as commercial and consumer electronics applications. Whereas, lossless compression is often use in critical applications such as medical imaging systems, surveillance or security systems, and satellite communications.



(a)



(b)



(c)

Figure 1-1: Compression of an image (a) original image, (b) 10:1 compression ratio, (c) 45:1 compression ratio (Smith, 1997)

The growth of image compression techniques as well as its applications is supported by the introduction of international standards such as the Joint Photographic Experts Group (JPEG), MPEG-I, MPEG-II, MPEG-III by Moving Picture Experts Group (MPEG), and H.261, H.263 by International Telecommunication Union (ITU-T). On the basis of its wide applications range from consumer devices to medical equipment, the search for better methods is still an opportunity open for researchers.

The demand of better image compression techniques is growing rapidly due to its wide applications particularly for communications devices such as mobile devices and broadcasting services. It has become a concern for many researches to find better techniques for communication systems developments. The introduction of new standards accelerate these developments as research work focused on complying the standards as well as enhance practical implementations (Alam et al., 2005), (Kyeounsoo and Jong-Seog, 1999), (Cote et al., 1998), (Madisetti and Willson, 1995), (Scopa et al., 1995), (Jutand et al., 1991).

Discrete Cosine Transform (DCT) is a lossy compression technique, first introduced by Ahmed (Ahmed et al., 1974) which has been developed via the Discrete Fourier Transform (DFT). Since the introduction, many researchers proposed better algorithms to compute fast DCTs. DCT has many advantages compare with other compression techniques and therefore it is employed in the international standard such as JPEG, MPEG, H.261, H.263, and DOLBY. DCT techniques use only the cosine element from the DFT and this reduces the number of coefficients needed to be calculated. This is because a DFT comprises complex numbers containing cosine and sine elements which transform the image or video into the much more complex frequency domain. However, using a DCT which has real inputs with the DFT cosine element, the transformation is simpler and thus has many benefits in terms of less arithmetic and faster speed over the DFT. DCT is very close to the optimal discrete time Karhunen-Loève transform (KLT). It is an optimal transformation from the perspective of energy compaction since it compacts much energy into a few coefficients. However, KLT is signal dependence and requires extensive computation due to the complex basis calculations. DCT, on the other hand, is a much better transform in practice because of signal independence, linear phase, real coefficients, and faster algorithm. DCT has been used in many digital image



and video processing applications due to its advantages over other compression methods (Shabiul Islam et al., 2006, Habibi, 1974, Ahmed et al., 1975, Natarajan and Ahmed, 1977, Wen-Hsiung and Smith, 1977, Madiseti and Willson, 1995). Video and image compression using DCT have become essential technology in today's multimedia applications. However, there is still room for enhancement of the DCT computation for better practical applications.

## 1.2 Problem Statements

Without image processing techniques, all the mentioned applications are impossible to be practically used in today's society. As many new applications have been developed as well as new devices and equipment introduced, the problems of power consumption become significant particularly for mobile devices. The needs for as low as possible power consumption is important such that many applications can be fully exploited particularly targeting mobile devices.

Multimedia applications often use complex processing which results in considerably high power consumption. Today's multimedia applications as well as electronic devices require low power consumption to support longer functional operations and broad range of applications. For example, video recording in mobile phone uses a lot of power while the source is limited, thus it cannot be used efficiently. The needs for low power consumption image compression techniques are gaining attention of the designers.

This project focuses on low power implementation with regard to the arithmetic operations on architectural level. The dynamic power consumption of add and multiply operations using integers and floating-point numbers is shown in Figure 1-2. This power consumption is based on signed numbers for integers and single precision IEEE 754

standard for floating-point arithmetic and it simulated with the same test vectors. It was estimated using XPower tool from Xilinx ISE 9.2i for a Spartan-3 XC3S200 FPGA device. It shows that floating-point arithmetic uses more power than integer arithmetic for multiplication and addition. The power consumption will be much higher if complex arithmetic operations are involved. On the basis of this problem, this project explores the hardware implementation with the aim to reduce power consumption of FPGA-based DSP application which involves intensive arithmetic operations.




Figure 1-2: Power consumption of addition and multiplication using integers and floating-point numbers

### 1.3 Project Overview

In this project, the design and implementation of image compression techniques, namely BinDCT, is investigated such that low power consumption can be achieved. The choice of algorithm and hardware devices is discussed further in chapter 2 which includes recent work related to the development proposed.

In this project, Verilog 2001 has been used for the design. Once the design is completed, it is compared with the result from MATLAB software such that the functionality is verified. After the function is successfully simulated, testing was performed with several images and the results analyzed by measuring performance and accuracy parameters. Detailed methodology and results are discussed in chapters 3 and 4.

The project ran from February 2008 until September 2008 as shown in Appendix A and was completed on time. As this project involves hardware implementation, many difficulties were faced and thus the project planning has been revised several times.

#### 1.4 Objectives

The objectives of this project are:

1. To design and implement a 8 x 8 block two-Dimensional (2-D) forward BinDCT on FPGA
2. To analyze the accuracy of the BinDCT implementation over a software implementation
3. To design and implement a low power VLSI architecture based on BinDCT algorithm
4. To analyze and compare the speed-up implementation of BinDCT over floating-point DCT

These objectives were achieved with some limitations as it involved hardware implementation and several other constraints.

### 1.5 Limitations of the Work

In this project, the design and implementation of 2-D forward BinDCT algorithm is considered to due to time constraints rather than a complete forward and inverse transformation. However, an inverse transform can be realized by reversing the forward transform as it is orthogonal transform. It would still require a significant amount of times to design and debug. In order to analyze the accuracy, the BinDCT implementation is compared with a floating-point DCT implementation. Speed-up implementation is a measure of how much effort is required for each particular implementation. The aim was to design an architecture that is simple such that the implementation requires less effort. Once the design was complete, testing was performed with various benchmark images such that the performance and other parameters of the design can be analyzed.

This design also focused on FPGA hardware types rather than ASIC or dedicated DSP processor due to several reasons discussed in chapter 2. The device, from Xilinx is used for the implementation together with the design tools provided from the same vendor. The Spartan-3 XC3S200 FPGA device has been chosen for the target hardware platform. This first generation of FPGA from 90 nanometres process technology has built in power saving features which save device power automatically with the techniques employed using Xilinx ISE design tools. In addition, routing capacitance can be reduced during power optimisation mode. This device also provides external components power reduction by integrating and saving the power draw of buffers and line drivers.



As specified in the objectives, the main target of this work is to explore low power hardware implementation. While other important parameters such as speed and area also need to be considered in the design, the priority is to find as low as possible power consumption. It is shown there is trade-off between a few parameters for high performance implementation. By achieving low power implementation, other parameters such as chip area, speed, and throughput are also measured.

Low power implementation is explored from the perspective of hardware architecture and not from an algorithm point of views. It can be achieved through pipeline architecture and parallel processing. On the basis of higher computation produces more power consumption, the implementation of low power BinDCT is considering these two techniques. The implementation of 2-D BinDCT is based on row-column method. The 2's complement numbering system is used with fixed-point format of signed numbers. For wordlength, the inputs have 9 bit width signed numbers, while the outputs have 17 bit width signed numbers. Detailed architecture is explained in chapter 3. The image use the grey-scale system where each pixel has the value from 0-255 of 8 bit each, where 0 is the darkest and 255 is the brightest.

## **1.6 Thesis Organisation**

The thesis is organized as follows; chapter 1 explained the overview of the project including problem statements, project objectives and limitations. The reason of low power implementation for image compression method is also discussed.

Chapter 2 discusses the overview of DCT and its fast algorithms. The motivations behind low power hardware implementation and previous related work that has been proposed for fast DCT algorithms and implementations are explored. Several design platforms and target hardware are also covered. Among the proposed fast DCT algorithm, the choice of BinDCT algorithm for hardware realization in this project is explained in detail.

Chapter 3 presents the methodology adopted in this project. It includes the choice of algorithm used for the implementation and its hardware architecture using parallel and pipeline techniques. The design and implementation of 2-D forward BinDCT with low power consumption is described in detail. The 2-D forward BinDCT was constructed based on row-column decomposition where two units of one-dimensional (1-D) BinDCT was used for row-wise and column-wise computation with a transposition matrix between these two units.

Chapter 4 presents the testing that have been performed and evaluation of the design. The result of BinDCT implementation is compared with the MATLAB program such that the correct implementation and its accuracy is verified. Once verified, the performance of the design such as throughput, hardware utilisation and speed was measured and evaluated. The speed-up implementation of the design is compared with true DCT implementation and power consumption is compared with other previous workers.

Lastly, in chapter 5, conclusions are summarized for this project. Future work suggestions to explore further finally explained.

## CHAPTER 2

### MOTIVATION AND RELATED WORK

Image compression is widely used in digital electronic applications. As communication technology continues to grow, the need for improvement in the image compression techniques has become a major concern. The techniques, particularly dealing with power consumption and performance gain much attention from researchers. Audio bandwidth requires 20 kHz and digital data rate is about 1.4 megabytes per second for high quality stereo sound. For broadcast with high quality video, it requires 10 megabytes per second, while HDTV signals requires 100 megabytes per second. Thus, the role of image compressions is important and become even more significant as the progress of communication technology grows faster. DCT is the dominant algorithms behind many applications that use image compression.

#### 2.1 Discrete Cosine Transform (DCT)

It is first introduced by Ahmed (Ahmed et al., 1974) which was developed via DFT. DCT is a part (cosine) of DFT (cosine and sine) where it has only real value. DCT also transforms a signal more accurately than DFT. On the basis on these characteristics, DCT has gained much attention among the researchers as well as in industry (Blinn, 1993). Since the introduction, a lot of work has been presented with the target of fast DCT calculation for high performance.

DCT has many advantages compared with other compression techniques where it has been used in the international standard such as JPEG, MPEG, and DOLBY. As mentioned in the previous section, DCT compression technique uses only the cosine element from DFT and this reduces the number of coefficients needed to be calculated

during transformation. For example, for an 8-point DFT, 16 coefficients are used (for real and imaginary numbers) rather than 8 coefficients only (for real numbers) in DCT. This is because DFT is a complex transform where the image or video is transformed into the constituent frequency domain which comprises of magnitude and phase information. The DFT has less arithmetic operations compared with the DCT. For instance, an 8 x 8 matrix DFT, the arithmetic operations involve only simple numbers such as 0, 1, -1, and a coefficient which can be realized through fewer multiplications. Whereas in DCT, 64 multiplications are needed to compute all possible products of its coefficients and the inputs for the same matrix size (Blinn, 1993). The advantage of DCT comes from the fact it uses a smaller number of coefficients to get a good approximation while DFT uses more coefficients for a typical signal.

DCT also manipulates the use of human eye characteristics which can only differentiate the colour different known as chrominance. However, it is difficult to distinguish the difference in brightness of an image or picture, which is luminance. On the basis of this, DCT exploits these human visual characteristic in its transformation properties, which focus more on luminance properties of an image. The human eye is more sensitive to low frequency components and overall brightness of an image. Therefore, in DCT, low frequency elements contain more bits than high frequency elements introducing possibilities for high compression, which are one of the reasons for its wide usage in today's multimedia applications.

In theory, KLT is the optimal transformation and DCT is a very close approximation to the KLT compare with other methods. DCT has higher energy compaction and it is very close to the KLT energy characteristic. This is because most of the information of a signal is concentrated in a few components of DCT in the low frequency coefficients. A



few coefficients of the DCT transform are used to represent the majority of energy in a signal, which means high energy compaction. These characteristics reduce the bits used to reconstruct the image without significant quality degradation. In consequence, it reduces the storage requirements and transmission bandwidths in network communications for large images. DCT is divided into several types as explained in the next section.

### 2.1.1 Types of DCT

There are four types of DCT; DCT-I, DCT-II, DCT-III and DCT-IV. These types are different in terms of their basis functions but all are still orthogonal transforms, meaning that the inverse transform is just reverse of the forward transform. Among them DCT-II is the most popular and widely used. For that reason, only this of type of DCT will be explained here. The basis functions for each DCT type are:

$$\begin{aligned}
 DCT - I &: \cos \frac{\pi}{N} jk \\
 DCT - II &: \cos \frac{\pi}{2N} (2j+1)k \\
 DCT - III &: \cos \frac{\pi}{2N} j(2k+1) \\
 DCT - IV &: \cos \frac{\pi}{4N} (j+1)(k+1)
 \end{aligned} \tag{2.1}$$

where,

$$j, k = 0, \dots, N-1$$

$N$  = number of points

The 2-D forward DCT-II is given by the equation below (Ahmed et al., 1974);

$$X(u, v) = \frac{1}{4} C(u)C(v) \sum_{x=0}^7 \sum_{y=0}^7 p(x, y) \cos \frac{(2x+1)\pi u}{16} \cos \frac{(2y+1)\pi v}{16} \quad (2.2)$$

where,

$$C(0) = \frac{1}{\sqrt{2}}$$

$$C(k) = 1 \text{ for } k = 1, 2, \dots, 7$$

$$p(x, y) = \text{input image}$$

The basis function of 1-D 8 x 1 block DCT-II is shown in Figure 2-1 for 1-D 8 x 1 block transform and Figure 2-2 for 2-D 8 x 8 block DCT transform. The top left side of the basis function is the DC coefficient where it is the lowest frequency and contains the average data of all the coefficients ( $G_0$  in Figure 2-1(a)). Moving away from the top left side, the frequency is increasing where the highest is at the bottom right side of the basis function. This is where less information about the data is contained and therefore can be ignored without significantly reducing the image quality.

There are several international standards related to image compression. These standards drive the development in the field of computing, communication and broadcasting services (Ang et al., 1991). These standards provide the requirements where it can be used as a guideline for the designers to comply with the standards.

## REFERENCES

- AGGOUN, A. & JALLOH, I. (2003) Two-dimensional DCT/IDCT architecture. *Computers and Digital Techniques, IEE Proceedings* -, 150, 2-10.
- AGOSTINI, L. V., SILVA, I. S. & BAMPI, S. (2001) Pipelined fast 2D DCT architecture for JPEG image compression. *Integrated Circuits and Systems Design, 2001, 14th Symposium on*. Brazil.
- AHMED, N., MILNE, P. J. & HARRIS, S. G. (1975) Electrocardiographic Data Compression Via Orthogonal Transforms. *Biomedical Engineering, IEEE Transactions on*, BME-22, 484-487.
- AHMED, N., NATARAJAN, T. & RAO, K. R. (1974) Discrete Cosine Transform. *Computers, IEEE Transactions on*, C-23, 90-93.
- ALAM, M., BADAWEY, W. & JULLIEN, G. (2005) A new time distributed DCT architecture for MPEG-4 hardware reference model. *Circuits and Systems for Video Technology, IEEE Transactions on*, 15, 726-730.
- ANG, P. H., RUETZ, P. A. & AULD, D. (1991) Video compression makes big gains. *Spectrum, IEEE*, 28, 16-19.
- ARSOVSKI, Z., BOGDANOV, M. & BOGDANOVA, S. (2003) How well does the binDCT approximate the DCT. *XI Telekomunikacioni Forum Telfor 2003*. Belgrade.
- ATITALLAH, A. B., KADIONIK, P., GHOZZI, F., NOUEL, P., MASMOUDI, N. & MARCHEGAY, P. (2006) Optimization and Implementation on Fpga of the DCT/IDCT Algorithm. *Acoustics, Speech and Signal Processing, 2006. ICASSP 2006 Proceedings. 2006 IEEE International Conference on*, 3, III-928-931.
- AUGUST, N. J. & DONG SAM, H. (2004) Low power design of DCT and IDCT for low bit rate video codecs. *Multimedia, IEEE Transactions on*, 6, 414-422.
- BLINN, J. F. (1993) What's that deal with the DCT? *Computer Graphics and Applications, IEEE*, 13, 78-83.
- CHAM, W. K. (1989) Development of integer cosine transforms by the principle of dyadic symmetry. *Communications, Speech and Vision, IEE Proceedings I*, 136, 276-282.
- CHAN, R. & LEE, M.-C. (2006) On Improving the Performance of Multiplierless DCT Algorithms. *14th European Signal Processing Conference*. Florence. Italy. The European Association for Signal Processing (EURASIP).
- CHIN-LIANG, W. & CHANG-YU, C. (1995) High-throughput VLSI architectures for the 1-D and 2-D discrete cosine transforms. *Circuits and Systems for Video Technology, IEEE Transactions on*, 5, 31-40.
- CHO, N. I. & LEE, S. U. (1992) A fast 4 4 DCT algorithm for the recursive 2-D DCT. *Signal Processing, IEEE Transactions on [see also Acoustics, Speech, and Signal Processing, IEEE Transactions on]*, 40, 2166-2173.
- CHRISTOPOULOSA, C. A., BORMANSA, J., CORNELISA, J. & SKODRAS, A. N. (1995) The vector-radix fast cosine transform: Pruning and complexity analysis. *Signal Processing, Elsevier*, 43, 197-205.
- COTE, G., EROL, B., GALLANT, M. & KOSENTINI, F. A. K. F. (1998) H.263+: video coding at low bit rates. *Circuits and Systems for Video Technology, IEEE Transactions on*, 8, 849-866.
- DANG, P. P., CHAU, P. M., NGUYEN, T. Q. & TRAN, T. D. (2005) BinDCT and Its Efficient VLSI Architecture for Real-Time Embedded Applications. *Journal of Imaging Science and Technology*, 49, 124-137.

- DANG, P. P., NGUYEN, T. Q. & TRAN, T. D. (2004) High-performance low-power BinDCT coprocessor for wireless video applications. *Real-Time Imaging VIII, Proc. SPIE*. San Jose, CA.
- DARWISH, T. & BAYOUMI, M. (2003) Energy aware distributed arithmetic DCT architectures. IN BAYOUMI, M. (Ed.) *Signal Processing Systems, 2003. SIPS 2003. IEEE Workshop on*.
- DUHAMEL, P. & GUILLEMOT, C. (1990) Polynomial transform computation of the 2-D DCT. *Acoustics, Speech, and Signal Processing, 1990. ICASSP-90., 1990 International Conference on*.
- EL-BANNA, H., EL-FATTAH, A. A. & FAKHR, W. (2004) An Efficient Implementation of the 1D DCT using FPGA Technology. *Engineering of Computer-Based Systems, 2004. Proceedings. 11th IEEE International Conference and Workshop on the*. Cairo, Egypt.
- FANUCCI, L. & SAPONARA, S. (2002) Data driven VLSI computation for low power DCT-based video coding. *Electronics, Circuits and Systems, 2002. 9th International Conference on*.
- FARAG, E. N. & ELMASRY, M. I. (1996) Low Power Implementation of Discrete Cosine Transform. *Proceedings of the 6th Great Lakes Symposium on VLSI*. Great Lakes, IEEE Computer Society.
- GARCIA, A., BURLESON, W. & DANGER, J. L. (2000) Low Power Digital Design in FPGAs: A Study of Pipeline Architectures implemented in a FPGA using a low supply voltage to reduce power consumption. *IEEE International Symposium on Circuits and Systems (ISCAS 2000)*. Geneva, Switzerland, IEEE.
- HABIBI, A. (1974) Hybrid Coding of Pictorial Data. *Communications, IEEE Transactions on [legacy, pre - 1988]*, 22, 614-624.
- HEYNE, B. & GOTZE, J. (2007) A low-power and high-quality implementation of the discrete cosine transformation. *Advances in Radio Science*, 5, 305-311.
- HSIEH, H. (1987) A fast recursive algorithm for computing the discrete cosine transform. *Acoustics, Speech, and Signal Processing [see also IEEE Transactions on Signal Processing]*, *IEEE Transactions on*, 35, 1455-1461.
- JIE, L. & TRAN, T. D. (2001) Fast multiplierless approximations of the DCT with the lifting scheme. *Signal Processing, IEEE Transactions on [see also Acoustics, Speech, and Signal Processing, IEEE Transactions on]*, 49, 3032-3044.
- JUTAND, F., MOU, Z. J. & DEMASSIEUX, N. (1991) DCT architectures for HDTV. IN MOU, Z. J. (Ed.) *Circuits and Systems, 1991., IEEE International Symposium on*.
- KUHLMANN, M. & PARHI, K. K. (1998) Power comparison of flow-graph and distributed arithmetic based DCT architectures. *Signals, Systems & Computers, 1998. Conference Record of the Thirty-Second Asilomar Conference on*, 2, 1214-1219.
- KYEOUNSOO, K. & JONG-SEOG, K. (1999) An area efficient DCT architecture for MPEG-2 video encoder. *Consumer Electronics, IEEE Transactions on*, 45, 62-67.
- LI, J. & SHIH-LIEN, L. (1996) Low power design of two-dimensional DCT. IN SHIH-LIEN, L. (Ed.) *ASIC Conference and Exhibit, 1996. Proceedings., Ninth Annual IEEE International*.
- LI ZHI, C., HUI, X. & YONG, L. (2001) Integer discrete cosine transform and its fast algorithm. *Electronics Letters*, 37, 64-65.
- LIANG-GEE, C., JUING-YING, J., HAO-CHIEH, C., YUNG-PIN LEE & CHUNG-WEI KU (1998a) A low power 2-D DCT chip design using direct 2-D algorithm.

- IN JUING-YING, J. (Ed.) *Design Automation Conference 1998. Proceedings of the ASP-DAC '98. Asia and South Pacific.*
- LIANG-GEE, C., JUING-YING, J., HAO-CHIEH, C., YUNG-PIN LEE & CHUNG-WEI KU (1998b) Low power 2D DCT chip design for wireless multimedia terminals. IN JUING-YING, J. (Ed.) *Circuits and Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Symposium on.*
- LIN, B. Y., SUNG, C. C., RUAN, S. J. & SHIE, M. C. A. S. M. C. (2005) Novel DCT architecture for quality and power efficient. IN SUNG, C. C. (Ed.) *Nonlinear Signal and Image Processing, 2005. NSIP 2005. Abstracts. IEEE-Eurasip.*
- LIU, F., DAI, G. & ZHUANG, Y. (2004) Low power scalable DCT design based on scalars sharing multiplier [video coding applications]. *Solid-State and Integrated Circuits Technology, 2004. Proceedings. 7th International Conference on.*
- LOEFFLER, C., LIGTENBERG, A. & MOSCHYTZ, G. S. (1989) Practical fast 1-D DCT algorithms with 11 multiplications. IN LIGTENBERG, A. (Ed.) *Acoustics, Speech, and Signal Processing, 1989. ICASSP-89., 1989 International Conference on.*
- MADISSETTI, A. & WILLSON, A. N., JR. (1995) A 100 MHz 2-D 8x8 DCT/IDCT processor for HDTV applications. *Circuits and Systems for Video Technology, IEEE Transactions on*, 5, 158-165.
- NASRABADI, N. & KING, R. (1983) Computationally efficient discrete cosine transform algorithm. *Electronics Letters*, 19, 24-25.
- NATARAJAN, T. & AHMED, N. (1977) On Interframe Transform Coding. *Communications, IEEE Transactions on [legacy, pre - 1988]*, 25, 1323-1329.
- NILANJAN, B., GEORGIOU, K. & KAUSHIK, R. (2007) Process variation tolerant low power DCT architecture. *Proceedings of the conference on Design, automation and test in Europe (DATE). Nice, France, EDA Consortium.*
- PAN, W. (2000) A fast 2-D DCT algorithm via distributed arithmetic optimization. *Image Processing, 2000. Proceedings. 2000 International Conference on.*
- PAO, I. M. & MING-TING, S. (1998) Approximation of calculations for forward discrete cosine transform. *Circuits and Systems for Video Technology, IEEE Transactions on*, 8, 264-268.
- PARK, J. & ROY, K. (2004) A low power reconfigurable DCT architecture to trade off image quality for computational complexity. *Acoustics, Speech, and Signal Processing, 2004. Proceedings. (ICASSP '04). IEEE International Conference on.*
- PARK, J., SOONKEON, K. & ROY, K. (2002) Low power reconfigurable DCT design based on sharing multiplication. *Acoustics, Speech, and Signal Processing, 2002. Proceedings. (ICASSP '02). IEEE International Conference on.*
- PATINO, A. M., PEIRO, M. M., BALLESTER, F. & PAYA, G. (2004) 2D-DCT on FPGA by polynomial transformation in two-dimensions. *Circuits and Systems, 2004. ISCAS apos;04. Proceedings of the 2004 International Symposium on.*
- PENG, C., CAO, X., YU, D. & ZHANG XING, A. Z. X. (2007) A 250 MHz optimized distributed architecture of 2D 8x8 DCT. IN CAO, X. (Ed.) *ASIC, 2007. ASICON '07. 7th International Conference on.*
- PHILIPS, W. (1998) The lossless DCT for combined lossy/lossless image coding. *Image Processing, 1998. ICIP 98. Proceedings. 1998 International Conference on. Chicago, IL, USA.*
- PRADO, J. & DUHAMEL, P. (1996) A polynomial-transform based computation of the 2-D DCT with minimum multiplicative complexity. *Acoustics, Speech, and Signal Processing, 1996. ICASSP-96. Conference Proceedings., 1996 IEEE International Conference on.*



- REDDY, V. S. K., SENGUPTA, S. & IATHA, Y. M. (2003) A High-Level Pipelined FPGA Based DCT for video coding applications. *TENCON 2003. Conference on Convergent Technologies for Asia-Pacific Region*.
- SCOPA, E., LEONE, A., GUERRIERI, R. & BACCARANI, G. A. B. G. (1995) A 2D-DCT low-power architecture for H.261 coders. IN LEONE, A. (Ed.) *Acoustics, Speech, and Signal Processing, 1995. ICASSP-95., 1995 International Conference on*.
- SHABIUL ISLAM, M., SALIM BEG, M., BHUYAN, M. S. & OTH, M. A. O. M. (2006) Design and implementation of discrete cosine transform chip for digital consumer products. *Consumer Electronics, IEEE Transactions on*, 52, 998-1003.
- SHAMS, A., PAN, W., CHIDANANDAN, A. & BAYOUMI, M. A. A. B. M. A. (2002) A low power high performance distributed DCT architecture. IN PAN, W. (Ed.) *VLSI, 2002. Proceedings. IEEE Computer Society Annual Symposium on*.
- SHAMS, A. M., CHIDANANDAN, A., PAN, W. & BAYOUMI, M. A. (2006) NEDA: a low-power high-performance DCT architecture. *Signal Processing, IEEE Transactions on [see also Acoustics, Speech, and Signal Processing, IEEE Transactions on]*, 54, 955-964.
- SKODRAS, A. N. (1994) Fast discrete cosine transform pruning. *Signal Processing, IEEE Transactions on [see also Acoustics, Speech, and Signal Processing, IEEE Transactions on]*, 42, 1833-1837.
- SMITH, S. W. (1997) *The Scientist and Engineer's Guide to Digital Signal Processing*, California Technical Pub.
- SUNG, C.-C., RUAN, S.-J., LIN, B.-Y. & SHIE, M.-C. (2005) Quality and Power Efficient Architecture for the Discrete Cosine Transform. *IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences*, E88-A, 3500-3507.
- SUNGWOOK, Y. & SWARTZLANDER, E. E., JR. (2001) DCT implementation with distributed arithmetic. *Computers, IEEE Transactions on*, 50, 985-991.
- SUTTER, G. & BOEMO, E. (2007) Experiments in Low Power FPGA Design. *Latin American Applied Research*, 37, 99-104.
- SYMES, P. D. (2000) *Video Compression Demystified*, London, McGraw-Hill.
- TRAN, T. D. (2000) The binDCT: fast multiplierless approximation of the DCT. *Signal Processing Letters, IEEE*, 7, 141-144.
- TURNER, R. H., COURTNEY, T. & WOODS, R. (2001) Implementation of fixed DSP functions using the reduced coefficient multiplier. *Acoustics, Speech, and Signal Processing, 2001. Proceedings. (ICASSP '01). 2001 IEEE International Conference on*, 2, 881-884.
- WANG, Z. (1991) Pruning the fast discrete cosine transform. *Communications, IEEE Transactions on [legacy, pre - 1988]*, 39, 640-643.
- WANG, Z., JULLIEN, G. A. & MILLER, W. C. (1994) Recursive algorithms for the forward and inverse discrete cosine transform with arbitrary length. *Signal Processing Letters, IEEE*, 1, 101-102.
- WARD, J. S. & STANIER, B. J. (1983) Fast discrete cosine transform algorithm for systolic arrays. *Electronics Letters*, 19, 58-60.
- WEN-HSIUNG, C. & SMITH, C. (1977) Adaptive Coding of Monochrome and Color Images. *Communications, IEEE Transactions on [legacy, pre - 1988]*, 25, 1285-1292.
- WEN-HSIUNG, C., SMITH, C. & FRALICK, S. (1977) A Fast Computational Algorithm for the Discrete Cosine Transform. *Communications, IEEE Transactions on [legacy, pre - 1988]*, 25, 1004-1009.

- YANG, J.-F. & FAN, C.-P. (2000) Compact recursive structures for discrete cosine transform. *Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on* [see also *Circuits and Systems II: Express Briefs, IEEE Transactions on*], 47, 314-321.
- YING-JUI, C., ORAINTARA, S., TRAN, T. D., AMARATUNGA, K. A. A. K. & NGUYEN, T. Q. A. N. T. Q. (2002) Multiplierless approximation of transforms with adder constraint. *Signal Processing Letters, IEEE*, 9, 344-347.
- YING-JUI, C., SOONTORN, O. & TRUONG, N. (2000) Video compression using integer DCT. IN SOONTORN, O. (Ed.) *Image Processing, 2000. Proceedings. 2000 International Conference on*.
- YONGHONG, Z., LIZHI, C., GUOAN, B. & KOT, A. C. A. K. A. C. (2001) Integer DCTs and fast algorithms. *Signal Processing, IEEE Transactions on* [see also *Acoustics, Speech, and Signal Processing, IEEE Transactions on*], 49, 2774-2782.
- YUN, I. D. & LEE, S. U. (1993) On the fixed-point-error analysis of several fast DCT algorithms. *Circuits and Systems for Video Technology, IEEE Transactions on*, 3, 27-41.
- YUNG-PIN, L., THOU-HO, C., LIANG-GEE, C., MEI-JUAN CHEN, A. M.-J. C. & CHUNG-WEI KU, A. C.-W. K. (1997) A cost-effective architecture for 8x8 two-dimensional DCT/IDCT using direct method. *Circuits and Systems for Video Technology, IEEE Transactions on*, 7, 459-467.



PTTA UTHM  
PERPUSTAKAAN TUNKU TUN AMINAH